Surface and core contribution to 1/f-noise in InAs nanowire metal-oxide-semiconductor field-effect transistors By measuring 1/f-noise in wrap-gated InAs nanowire metal-oxide-semiconductor field-effect transistors with transport dominating, controllably, in either an inner, core channel, or an outer, surface channel, it is possible to accurately evaluate the material quality related Hooge-parameter, a H , with reduced interference from the surface properties. The devices show low values of a H $ 4 Â 10 À5 . At forward bias, where the data suggest that the 1/f-noise is dominated by the contribution from the high-k interface, devices show low values of normalized noise spectral density. V C 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4813850]
The properties of III-V metal-oxide-semiconductor field-effect transistors (MOSFETs) are continuously being improved and, in particular, nanowire (NW) devices are attractive due to their increased electrostatic control. [1] [2] [3] [4] One area that needs further understanding is low-frequency-noise (LFN) that can provide vital information on both materials and interfaces. 5 The integration of high-k oxides with the subsequent increase of dielectric permittivity in MOSFETs has enabled continued device scaling with reduced problematic leakage currents due to tunneling. There are, however, difficulties in realizing high quality high-k dielectric films and interfaces on III-V semiconductors, and traps located in the oxide will generate fluctuations in the number of active channel carriers due to generation-recombination processes another contributing source for LFN is fluctuations in carrier mobility. From measurements of mobility fluctuations, a material specific quality measure parameter, the Hoogeparameter, a H , can be determined.
In this paper, we present a study of NW devices with the unique property of dual channel conduction. By measuring the 1/f-noise in different regions of operation, where the drain current, I DS , is dominated by either an inner (core) or by an outer (surface) channel, it possible to separate number fluctuations and mobility fluctuations and hence accurately evaluate the noise contributions stemming from the grown InAs NW material and the interface towards the applied high-k film. Our data show low values for 1/f-noise related to both interface and material.
45-nm-diameter InAs NW MOSFET devices are fabricated on a high-resistivity Si-substrate that is overgrown with a 300-nm-thick InAs contact layer. 6 The InAs layer promotes the nucleation and growth of NWs. The NWs are positioned with electron beam lithography, where placement of gold-discs that assembles the material is accomplished through a lift-of process. The growth is performed at 420 C having a constant dopant flow of Sn with a molar fraction of 1.07 Â 10 À7 , corresponding to an estimated 7 doping concentration of N D $ 1 Â 10 18 cm À3 . After growth, the NWs are covered with a high-k film consisting of 0.5 nm Al 2 O 3 deposited at 250 C and 6.5 nm of HfO 2 deposited at 100 C, with the use of atomic layer deposition (ALD). From measurements of planar films, the relative permittivity is estimated to be e r $ 15. Device isolation is achieved by etching mesa structures from the InAs layer. The different fabricated electrical contacts to the NWs are separated with an inorganic spacer between the InAs mesa and the gate-metal, and an organic spacer between the gatemetal and top-metal, as shown in Fig. 1(a) . The first separation layer is made with a 60-nm-thick Si 3 N 4 film deposited with plasma-enhanced chemical-vapor-deposition. A dry-etch procedure where an etched down resist covers the planar film is used to selectively remove the nitride from the sides of the nanowires. Gate formation is made with sputtering of W-metal and a partial removal process, where a socket is formed. The total gate length is given by the thickness of the sputtered metal (60 nm) plus the segment length of the socket, with a total gate length L G ! 200 nm. The width of a device, W G , is set by the NW circumference. The second separation layer is fabricated with a spun-on-resist, which is etched down to a thickness of approximately 300 nm. The sputtered top metal is contacting the source and gate through via-holes, while the drain contact is formed by direct metal contact to the top of the NWs.
Devices are electrically characterized with a Keithley 4200 SCS. Measurements of the gate leakage current, I GS , show generally low levels with a typical value of
The output characteristics of a single NW InAs MOSFET device is shown in Fig. 1 (b) together with data from fitting of a virtual source model, 8 to which we have added a NW core conduction. The high uniform doping used in the InAs NWs, causing a significant band bending towards the NW center, results in the formation of a parasitic conduction path at the radial core. The core conduction is modeled using velocity saturated Drude drift. By fitting the complete MOSFET model (virtual source surface conduction and Drude drift core conduction) to several devices, it is possible to determine a surface related mobility, l surface ¼ 1300 cm 2 /Vs. Based on the NW doping concentration (N D $ 1 Â 10 18 cm À3 ), we deduce a NW bulk mobility between l bulk ¼ 1300-4000 cm 2 /Vs. This agrees well with our expectation that the l surface might be substantially lower than that of the bulk NW. To get an accurate fit to the measured data, estimations of the series resistance, R series ¼ 200-350 X lm, are accounted for, corresponding to the ungated segments of the NWs. This resistance agrees well with the measured on-resistance, R ON ¼ 320-500 X lm.
For the 1/f-noise measurements, a Synerige-Concept Programmable Gain and Bias Amplifier (transimpedance ¼ 10 À4 A/V, AC-coupled) and a HP 89410A vector signal analyzer (DC to 10 MHz) were used. The current noise spectral density, S ID , is measured for V DS ¼ 50 mV between 10 Hz and 1 kHz and the data for an InAs MOSFET are shown in Fig.  2(a) , with evident dependence of S ID on increasing gate overdrive voltage (V OD ¼ V GS À V T ). In Fig. 2(b) , the normalized current noise spectral density, S ID /I DS 2 , for several devices is plotted against I DS . In Fig. 2(c) , the gate area normalized equivalent gate voltage noise spectral density, S VG ÁL G ÁW G , is plotted against V OD . The normalized noise spectral density measured on several devices show similar levels and the two best single NW MOSFET devices show S ID /I DS 2 ¼ 5 Â 10 À9 Hz À1 and S VG Á L G Á W G ¼ 60 and 80 lm 2 lV 2 /Hz, respectively, all values given at f ¼ 10 Hz and V DS ¼ 50 mV. These measurements show an almost 100Â reduction to our previous reported data, 9 and could be attributed to the insertion of an inner Al 2 O 3 layer, thus improving the interface properties. 10 The subthreshold characteristics for a dual conduction device consisting of a single NW are shown in Fig. 3 (a) (the same device as in Fig. 1(b) ). In Fig. 3(a) , the core conduction path is identified at large negative bias condition and it shows a subthreshold slope of about 960 mV/decade. The surface channel, identified just below the threshold voltage, has a steeper slope at about 410 mV/decade. In Fig. 3(b) , S ID /I DS 2 is plotted versus I DS . It is identified that the measured data follow either a 1/I DS or a g m 2 /I DS 2 pattern, depending on if the dominating conduction path is the core or the surface, respectively. To evaluate the various contributions to the noise level, we use data from the fitted MOSFET model combined with noise models. In the region where the current in the inner channel is dominating, the noise should not be associated with interface traps. Instead, the measured fluctuations should relate to mobility fluctuations with a noise level described by the expression for the a H according to Eq. (1). 5
In Eq. (1), q is the elementary charge, and Q is the channel charge concentration per unit area. Using Eq. (1) and experimental data for S ID /I DS 2 together with calculated values for Q obtained from the fitted MOSFET model, values for a H can be calculated for the entire measured range. These data are shown in Fig. 3(c) for l bulk , ¼ 4000 cm 2 /Vs. The same range of values can be calculated for other measured devices showing similar dual channel behavior.
Comparing our calculated value for a H to the value reported for a Si-pFINFET with channel widthÁheight ¼ 0.030 Â 10 lm 2 (HfO 2 dielectric), 11 L G ¼ 100 nm, the value is found to be in the same range, a H $ 10 À5 . In a study of a 15-nm-thick InAs HEMT, 12 L G ¼ 250 nm, a H was determined as a function of the channel depth and determined to range between $10 À4 and 5 Â 10 À3 . It was found that the distance to the gate was correlated with increasing value of a H for a gate-channel distance of less than 20 nm. One, speculated, reasoning for this is larger surface roughness on the side of the channel which is closer to the gate. The impact of surface roughness scattering is also reported for a buried SiGe channel, where it was found that mobility related 1/f-noise was improved by increasing the thickness of a Si-cap. 13 In a study of 30 nm wide InAs NWs with L G ¼ 2 lm (SiO 2 dielectric), a H was measured as a function of temperature and for a low temperature, T ¼ 2 K, a H ¼ 5 Â 10 À4 was obtained. 14 The value was referred to as a lower bound for one-and two-dimensional InAs systems and this was argued on the basis that other studies reported similar lowest values. Two other studies of InAs NW FETs; one with 40-nm-diameter NWs and L G ¼ 35 nm (HfO 2 dielectric), 9 and one with 27-nm-diameter NWs and L G ¼ 100-750 nm (Al 2 O 3 dielectric), 15 report values of a H ¼ 4 Â 10 À3 and a H $ 10 À3 , respectively. The values for InAs NW channels in the literature are somewhat larger or comparable to the a H that we calculate for the surface channel a H,surface $ 5 Â 10 À4 . One of our main results is, however, that we can separate the core conduction from that of the surface and that our measurement technique provides data under transport conditions, where the influence of the surface properties on the a H extraction is strongly reduced.
For the bias region with measured S ID /I DS 2 following g m 2 /I DS 2 , thus likely being related to number fluctuations, the volumetric gate oxide trap density, N t , can determined according to Eq. (2), 5
In Eq. (2), C ox is the oxide capacitance per unit area and k is the tunneling attenuation length in the gate oxide described by 16 Here, m* is the effective electron mass and U B is oxide barrier height. Assuming m* ¼ 0.23Ám 0 (m 0 being the electron rest mass) and U B ¼ 2.3 eV, 17 k ¼ 0.15 nm, and this value is used for calculations of N t . The oxide tunneling distance is given by z ¼ k lnð1=2pf s 0 Þ À1 [nm], 5 where it can be assumed that the time constant s 0 ¼ 10 À10 s. 5 Calculation of the probed oxide depth for f ¼ 10-1000 Hz yields z ¼ 2.0 À 2.7 nm. For the device with data shown in Fig. 3 , N t $ 8 Â 10 22 cm À3 eV À1 . Other devices with lower V T show lower trap levels with N t $ 6 Â 10 19 cm À3 eV À1 . The relatively high trap density found suggests that the low temperature HfO 2 ALD film can be further improved. Other studies with higher deposition temperatures for HfO 2 report substantially lower values 18 with N t $ 7 Â 10 18 cm À3 eV À1 .
In summary, we have evaluated the level of 1/f-noise in vertical InAs nanowire MOSFETs and achieved low levels of normalized S VG Á L G Á W G noise. It is found that the noise contribution from the surface channel is stronger than the effects related to mobility fluctuations within the channel at forward bias. This work was supported by the Swedish Foundation for Strategic Research. The authors would like to thank M. Berg for assistance with the device fabrication and M. Borg, J. Wu, and J. Svensson for growth of nanowires and materials. We would also like to thank E. Lind and H. Sj€ oland for valuable discussions.
